CoursifyCoursify

I2C Bus Fundamentals: How Many Lines Does I2C Use?

I2C Bus Fundamentals: How Many Lines Does I2C Use?

Verified Sources
May 22, 2026

I2C stands for Inter-Integrated Circuit, a widely used serial bus in embedded systems. The correct answer to the question “I2C uses how many lines?” is (iii) 2.2

Specifically, I2C uses two shared signal lines:

  • SDA: Serial Data
  • SCL: Serial Clock

Authoritative documentation from NXP, the company behind the I2C specification, states that only two bus lines are required: SDA and SCL. Texas Instruments likewise describes I2C as a two-wire serial communication protocol.

This two-line design is one of the main reasons I2C is popular: it reduces pin count, simplifies PCB routing, and allows multiple devices to share the same bus through addressing rather than separate data paths.2

Footnotes

  1. I2C-bus specification and user manual - NXP Semiconductors - Official I2C specification stating that only two bus lines are required: SDA and SCL. 2 3

  2. A Basic Guide to I2C - Texas Instruments - TI overview describing I2C as a two-wire serial communication protocol. 2 3

Understanding I2C

Correct Multiple-Choice Answer

The correct choice is (iii) 2, because I2C uses exactly two signal lines: SDA and SCL.2

Footnotes

  1. I2C-bus specification and user manual - NXP Semiconductors - Official I2C specification stating that only two bus lines are required: SDA and SCL.

  2. A Basic Guide to I2C - Texas Instruments - TI overview describing I2C as a two-wire serial communication protocol.

Why the Answer Is 2, Not 1, 4, or 8

I2C is designed as a two-wire bus, not a one-wire or multi-bit parallel interface.2 One line alone would not provide both data transfer and synchronized timing in the standard I2C scheme. Likewise, four or eight lines would contradict the protocol’s defining advantage: minimal wiring.

The two lines serve distinct roles:

LineFull NamePurpose
SDASerial DataCarries address, control bits, acknowledgments, and payload data2
SCLSerial ClockProvides the clock used to synchronize bit transfer2

NXP’s user manual explains that two wires, serial data (SDA) and serial clock (SCL), carry information between devices connected to the bus. TI further notes that these lines are shared among all devices on the bus and support bidirectional, half-duplex communication.

This architecture enables multiple controllers and targets to coexist on the same pair of lines, provided each target has an appropriate address.3

Footnotes

  1. I2C-bus specification and user manual - NXP Semiconductors - Official I2C specification stating that only two bus lines are required: SDA and SCL. 2 3 4 5 6

  2. A Basic Guide to I2C - Texas Instruments - TI overview describing I2C as a two-wire serial communication protocol. 2 3 4 5

  3. AN10216-01 I2C Manual - NXP Semiconductors - Explains SDA/SCL wiring, pull-ups, and start/stop conditions.

How I2C Communication Uses Its Two Lines

  1. 1
    Step 1

    Both SDA and SCL are normally HIGH because they are connected to the supply through pull-up resistors.2

    Footnotes

    1. I2C-bus specification and user manual - NXP Semiconductors - Official I2C specification stating that only two bus lines are required: SDA and SCL.

    2. AN10216-01 I2C Manual - NXP Semiconductors - Explains SDA/SCL wiring, pull-ups, and start/stop conditions.

  2. 2
    Step 2

    Communication begins when SDA transitions from HIGH to LOW while SCL remains HIGH, signaling that a transfer is starting.

    Footnotes

    1. AN10216-01 I2C Manual - NXP Semiconductors - Explains SDA/SCL wiring, pull-ups, and start/stop conditions.

  3. 3
    Step 3

    The controller places the target address on SDA while SCL provides timing for each bit.2

    Footnotes

    1. I2C-bus specification and user manual - NXP Semiconductors - Official I2C specification stating that only two bus lines are required: SDA and SCL.

    2. The I2C-bus and how to use it (including specifications) - Detailed explanation of addressing, ACK bits, and the two-wire bus concept.

  4. 4
    Step 4

    After 8 bits, the receiving device drives an ACK or NACK bit on the shared data line to confirm whether communication should continue.

    Footnotes

    1. The I2C-bus and how to use it (including specifications) - Detailed explanation of addressing, ACK bits, and the two-wire bus concept.

  5. 5
    Step 5

    Actual data bytes are transferred on SDA, one bit per clock cycle generated on SCL.2

    Footnotes

    1. I2C-bus specification and user manual - NXP Semiconductors - Official I2C specification stating that only two bus lines are required: SDA and SCL.

    2. A Basic Guide to I2C - Texas Instruments - TI overview describing I2C as a two-wire serial communication protocol.

  6. 6
    Step 6

    The transfer ends when SDA transitions from LOW to HIGH while SCL is HIGH, releasing the bus for other devices.

    Footnotes

    1. AN10216-01 I2C Manual - NXP Semiconductors - Explains SDA/SCL wiring, pull-ups, and start/stop conditions.

Do Not Confuse I2C with Parallel Buses

I2C does not use 4 or 8 data lines like a parallel interface. Its defining feature is serial communication over two shared lines, SDA and SCL.2

Footnotes

  1. I2C-bus specification and user manual - NXP Semiconductors - Official I2C specification stating that only two bus lines are required: SDA and SCL.

  2. A Basic Guide to I2C - Texas Instruments - TI overview describing I2C as a two-wire serial communication protocol.

Electrical Behavior of the Two I2C Lines

The two I2C lines are not ordinary push-pull outputs in the usual shared-bus case. NXP specifies that both SDA and SCL are bidirectional lines and that devices typically use open-drain or open-collector outputs so multiple devices can safely share the bus. Pull-up resistors return the lines to logic HIGH when no device is actively pulling them LOW.3

This is important for two reasons:

  1. Bus sharing: Multiple devices can connect to the same SDA and SCL wires without direct output contention.
  2. Arbitration and acknowledgment: Different devices can participate in communication by selectively pulling lines LOW.

Thus, although the answer is simply 2 lines, those two lines are electrically sophisticated and central to the protocol’s reliability.2

I2C physical interface={SDA,SCL}\text{I2C physical interface} = \{ \text{SDA}, \text{SCL} \}

Footnotes

  1. I2C-bus specification and user manual - NXP Semiconductors - Official I2C specification stating that only two bus lines are required: SDA and SCL. 2 3 4 5

  2. A Basic Guide to I2C - Texas Instruments - TI overview describing I2C as a two-wire serial communication protocol. 2

  3. AN10216-01 I2C Manual - NXP Semiconductors - Explains SDA/SCL wiring, pull-ups, and start/stop conditions.

Signal Line Count by Interface Style

I2C is intentionally minimalist compared with wider bus styles.

(iii) 2 — I2C uses two lines: SDA and SCL.2

Footnotes

  1. I2C-bus specification and user manual - NXP Semiconductors - Official I2C specification stating that only two bus lines are required: SDA and SCL.

  2. A Basic Guide to I2C - Texas Instruments - TI overview describing I2C as a two-wire serial communication protocol.

Common Questions About I2C Line Count

Conceptual Summary

The essence of I2C is efficient chip-to-chip communication over a minimal interface. Its bus topology allows many peripherals such as EEPROM, sensors, clocks, and display drivers to communicate using just two signal lines.3

A concise way to remember it is:

  • SDA = Data
  • SCL = Clock
  • Total I2C lines = 2

Therefore, for the multiple-choice question:

I2C uses how many lines?
Answer: (iii) 2.2

Footnotes

  1. I2C-bus specification and user manual - NXP Semiconductors - Official I2C specification stating that only two bus lines are required: SDA and SCL. 2

  2. A Basic Guide to I2C - Texas Instruments - TI overview describing I2C as a two-wire serial communication protocol. 2

  3. Designing with I2C-Bus Devices | NXP - Training material describing the physical layer as two wires for data and clock, plus system power and ground.

Memory Shortcut

Think of I2C as 'Data + Clock' = 2 lines: SDA and SCL.2

Footnotes

  1. I2C-bus specification and user manual - NXP Semiconductors - Official I2C specification stating that only two bus lines are required: SDA and SCL.

  2. A Basic Guide to I2C - Texas Instruments - TI overview describing I2C as a two-wire serial communication protocol.

Knowledge Check

Question 1 of 4
Q1Single choice

How many signal lines does a standard I2C bus use?

Explore Related Topics

1

FIFO Branch-and-Bound Uses a Queue

FIFO Branch-and-Bound expands live nodes in the exact order they are generated, so it is implemented with a queue.

  • A queue enforces first‑in‑first‑out, giving the algorithm a BFS‑like, level‑order traversal.
  • LIFO Branch‑and‑Bound uses a stack and least‑cost Branch‑and‑Bound uses a priority queue.
  • Bounding prunes unpromising nodes independently of the FIFO selection rule.
  • Pseudocode: initialize QQ, enqueue root, while QQ\neq\emptyset dequeue front, generate children, enqueue survivors.
  • The abstract answer is “queue,” not an array or other structure, even if an array may implement a queue.
2

8051 Port 3 Alternate Functions: Identifying the Incorrect Option

Port 3 of the 8051 provides eight alternate pin functions (RXD/TXD, INT0/INT1, T0/T1, WR/RD), so the only option that does not belong to its alternate functions is internal interrupts.

  • P3.0 = RXD and P3.1 = TXD for serial communication.
  • P3.2 = INT0 and P3.3 = INT1 for external interrupts.
  • P3.4 = T0 and P3.5 = T1 as timer external inputs.
  • P3.6 = WR and P3.7 = RD for external memory control.
  • Internal interrupts arise from on‑chip peripherals, not from any Port 3 pin.
3

Lexical Analysis Token Counting: `while(count<=10) count = count + 1;`

The course explains how a lexical analyzer tokenizes the C statement while(count<=10) count = count + 1; and why the standard exam answer is 11 tokens.

  • Keywords, identifiers, literals, operators, and delimiters each count as one token; whitespace is ignored.
  • <= is recognized as a single relational‑operator token due to the longest‑match rule.
  • The full lexical split shows 12 visible symbols, but typical MCQ conventions omit one delimiter, giving 11 tokens.
  • Understanding token categories helps avoid common exam traps such as counting delimiters incorrectly.
Chat with Kiro